Skip to content
This repository has been archived by the owner on Mar 24, 2021. It is now read-only.

Testbench error #37

Open
xiaoliyang1 opened this issue Nov 26, 2019 · 2 comments
Open

Testbench error #37

xiaoliyang1 opened this issue Nov 26, 2019 · 2 comments

Comments

@xiaoliyang1
Copy link

hello!Because I want to observe the waveform of e203, I use vcs and verdi, but there is no waveform in the output. The problem is as follows:

Fatal: "/home/xly/xly/11.19/e200_opensource/vsim/run/../install/rtl/general/sirv_gnrl_xchecker.v", 41: tb_top.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_itcm_ctrl.u_sram_icb_ctrl.u_byp_icb_cmd_buf.u_bypbuf_fifo.dp_gt0.wptr_vec_0_dfflrs.sirv_gnrl_xchecker.CHECK_THE_X_VALUE: at time 17594

Error: Oops, detected a X value!!! This should never happen.

$finish called from file "/home/xly/xly/11.19/e200_opensource/vsim/run/../install/rtl/general/sirv_gnrl_xchecker.v", line 41.
$finish at simulation time 17594

@Toxic-Scofield
Copy link

I have the same problem in modelsim!!!

@Toxic-Scofield
Copy link

Hello,have you solved it?

Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants