{"payload":{"header_redesign_enabled":false,"results":[{"id":"98553575","archived":true,"color":"#b2b7f8","followers":2550,"has_funding_file":false,"hl_name":"SI-RISCV/e200_opensource","hl_trunc_description":"Deprecated, please go to next generation Ultra-Low Power RISC-V Core <a href=\"https://github.com/riscv-mcu/e203_hbirdv2\">https://github.com/riscv-mcu/e203_hbirdv2</a>","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":98553575,"name":"e200_opensource","owner_id":30426085,"owner_login":"SI-RISCV","updated_at":"2021-03-24T09:38:39.886Z","has_issues":true}},"sponsorable":false,"topics":["cpu","core","verilog","china","nuclei","risc-v","ultra-low-power"],"type":"Public archive","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":79,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ASI-RISCV%252Fe200_opensource%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/SI-RISCV/e200_opensource/star":{"post":"TMv7QIgQRoTrRgJ5n_PgwsIMqPONYx4HVxAI0b6iHZNkCfs05wr4La-0vjqV95ewrXy5ncl_YdrypqgLotcKwA"},"/SI-RISCV/e200_opensource/unstar":{"post":"G58MCWrdnUTJvE2YjXrt2VANKQtXM8cIg7ioHn6Inyo7JiYuzeBed3Cv3fsjOkgltva4_XI0_w__02Y8EFXMAw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"Ajr3lwFQcWY3YrQ2zIOcovkx6d6-776vDR_OaUvuq1xrDr4brb0Yp-x16yLmOl244Egh3MJRqXe4wKTWyn7n1A"}}},"title":"Repository search results"}