-
Notifications
You must be signed in to change notification settings - Fork 412
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
driver not working as documented - high-Z input is output as 1 #1201
Comments
This makes it impossible to use two Controlled Buffer components to create a bidirectional controlled buffer. I know Digital provides its own bidirectional controlled buffer, but still…
I think the Controlled Buffer component should pass a Z through when enabled.
Paul
…On Sep 23, 2023 at 10:17 PM -0400, xotmatrix ***@***.***>, wrote:
6.11 "If an input of a logical gate is set to high-Z, the read value is undefined."
—
Reply to this email directly, view it on GitHub, or unsubscribe.
You are receiving this because you are subscribed to this thread.Message ID: ***@***.***>
|
I'm not really an electronics guy, I've been using Digital to learn electronics by designing an 8 bit cpu.. So the driver may be behaving like it does in the real world -- I got tripped up because the docs say the output should === the input. I put 'as documented' in the ticket because it could be working as it should IRL but just the documentation isnt clear about a high-z input resulting in output being high/low at random. I attached a simplification of what I was running into - but have since improved my design to not use sequential drivers. The doc quote in the ticket is when you place a driver, right-click, then click the 'help' button. |
When a circuit is built with C-MOS logic, it is dangerous to leave an input open (high-z). This can lead to excessive current consumption in the input stage, which in extreme cases can destroy the chip. If you do this anyway, the read value is essentially random, can change over time and is very susceptible to interference of all kinds. |
Alright so how do I propose an update to the documentation? a PR here? Digital/src/main/resources/lang/lang_en.xml Line 394 in 1204c26
|
This affects all logic gates, so maybe there should be a new section about how High-Z works in Digital. Adding a note about High-Z to every logic gate seems a little clunky and redundant. |
In the docs for the driver "If the sel input is high, the output is set to the input value." however I have found that if sel is high and input is high-Z the driver outputs 1 instead of high-Z
This can be tested by setting up a simple driver circuit and running the following test set:
This also affects the inverted driver
The text was updated successfully, but these errors were encountered: