{"payload":{"header_redesign_enabled":false,"results":[{"id":"283417813","archived":false,"color":"#b2b7f8","followers":1123,"has_funding_file":false,"hl_name":"riscv-mcu/e203_hbirdv2","hl_trunc_description":"The Ultra-Low Power RISC-V Core","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":283417813,"name":"e203_hbirdv2","owner_id":54610649,"owner_login":"riscv-mcu","updated_at":"2023-03-27T06:12:11.110Z","has_issues":true}},"sponsorable":false,"topics":["cpu","fpga","core","riscv","verilog","china","hummingbird","nuclei","soc","risc-v","low-power","e203"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":84,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ariscv-mcu%252Fe203_hbirdv2%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/riscv-mcu/e203_hbirdv2/star":{"post":"XhUbXgcoLxd6n7DmNy0jmGefaPoM8Pze5BwpjmxrB6rvw4n-6af5tK0OazVaLTDMOxcJLuROdUIj_QA3sy5d2g"},"/riscv-mcu/e203_hbirdv2/unstar":{"post":"tAgf-uphLcYnGWXul7ZjMljkpmVPEBBYIXPS-KtLsmXYpXoMI_kin-Cp3CSGT17UXUlhp9siXp5Qep21DfzgEw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"ZhFUqH23nN2pe99k9fcSJoZXyog8gzxV4D7iDmArAlVrr3rBc983maxu9EFxlz8l2-DBvkNNUdZorOF-TBaWjQ"}}},"title":"Repository search results"}