Skip to content

Pull requests: OpenXiangShan/XiangShan

New pull request New
31 Open 2,643 Closed
31 Open 2,643 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

LSQ: refactor vector load/store commit judging logic to fix X in vcs
#3048 opened Jun 6, 2024 by weidingliu • Draft
bump yunsuan : Fpu,fsqrt: fix error when computing square roots for powers of 2 and sNan qNan error
#3047 opened Jun 6, 2024 by lewislzh Loading…
LSQ: use RegNextWithEnable when RegEnable.next contains RegEnable.enable
#3046 opened Jun 6, 2024 by huxuan0307 Loading…
1
PTW, LLPTW: change the flush signal to be same to the flush in L2TLB
#3045 opened Jun 5, 2024 by pxk27 Loading…
2
L1CacheErrorInfo: code refactor for correct and convenient clockgate refactor Just make code pretty security Some designs may introduce security issues
#3044 opened Jun 5, 2024 by Maxpicca-Li Loading…
1
MainPipe: set full_overwrite when each byte in store is masked
#3043 opened Jun 5, 2024 by linjuanZ Loading…
1
StoreQueue: fix bug after refactor commit logic
#3041 opened Jun 5, 2024 by weidingliu Loading…
v0 vl split
#3040 opened Jun 5, 2024 by xiaofeibao-xjtu Loading…
IFU: fix the bug of postponing MMIO instruction fetch strategy
#3038 opened Jun 4, 2024 by my-mayfly Loading…
1
Backend fixtiming: fix rab/exuwb/wbtorob timing do not merge Do not merge this pull request
#3032 opened Jun 3, 2024 by lewislzh Loading…
1
bpu: use (27, 12, 12) segmented PC in BPU
#3027 opened Jun 1, 2024 by eastonman Loading…
1
memblock: add rest clockgate of reg. power about power design or optimization
#3017 opened May 28, 2024 by Maxpicca-Li Loading…
Bump huancun: fix dual-core bug
#3013 opened May 27, 2024 by sumailyyc Loading…
ICache: fence.i should flush mainPipe
#3004 opened May 23, 2024 by ngc7331 Loading…
4
exception: check high bits of target in brh and jmp
#3003 opened May 23, 2024 by Tang-Haojin Loading…
8
Merge ftb low power & fix fallThroughAddr calculation.
#2997 opened May 21, 2024 by sleep-zzz Loading…
8
ftb:Higher register function merging. (higher regs clock gating efficiency)
#2981 opened May 13, 2024 by sleep-zzz Loading…
2
IFU: cut the number of PC registers
#2979 opened May 13, 2024 by my-mayfly Loading…
2
wpu:fix the issue of abnormal power power about power design or optimization
#2976 opened May 13, 2024 by Maxpicca-Li Loading…
1
CSR: do not skip CSR instructions for mip
#2970 opened May 10, 2024 by poemonsense • Draft
2
Memblock: Merge memblock timing fixes into master timing Fix bad timing
#2917 opened Apr 24, 2024 by cz4e Loading…
Timing: merge MemBlock timing fixes do not merge Do not merge this pull request
#2857 opened Apr 8, 2024 by good-circle Loading…
1
Add Sstval support do not merge Do not merge this pull request
#2850 opened Apr 8, 2024 by chenguokai Loading…
3
Add the mill wrapper (millw)
#2846 opened Apr 4, 2024 by Flowdalic Loading…
6
bpu: gate s0 registers when s0_stall
#2791 opened Mar 15, 2024 by eastonman Loading…
1
ProTip! Filter pull requests by the default branch with base:master.