Skip to content
#

pipelined-processors

Here are 34 public repositories matching this topic...

Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-mapped L1 Data Cache, and a 4-way set-associative L2 Victim Cache with a fully-associative 8-entry Victim Buffer. Also has a tournament branch predictor (global and local predictors) and a set-associative BTB.

  • Updated Dec 23, 2022
  • Verilog

Implementation of a 32-bit 5 stage Pipelined MIPS Processor using RTL coding in Verilog on ModelSim simulator. The processor datapath and control units are designed for Arithmetic and Logical instructions (all r-type instructions + addi, andi, ori, slti), Data transfer instructions (lw, sw), Branch and jump instructions (beq, j). Forwarding cont…

  • Updated Mar 22, 2022
  • Verilog

Improve this page

Add a description, image, and links to the pipelined-processors topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the pipelined-processors topic, visit your repo's landing page and select "manage topics."

Learn more