Skip to content

Pull requests: Xilinx/mlir-aie

Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Reviews
Assignee
Filter by who’s assigned
Sort

Pull requests list

TargetModel in python bindings
#1500 opened May 17, 2024 by fifield Loading…
[aievec] to-llvm flow for aievec.ups/srs op
#1497 opened May 17, 2024 by jamestcl-amd Loading…
Tracing improvements
#1492 opened May 16, 2024 by andrej Loading…
Improve type constraints for AIEVec_MulElemOp
#1487 opened May 15, 2024 by muradq-amd Loading…
[xllvm] Add support for multi-result intrinsics
#1470 opened May 8, 2024 by jsetoain Loading…
Matmul cascade
#1465 opened May 7, 2024 by Yu-Zhewen Loading…
[NO MERGE] POC Dump Registers
#1458 opened May 6, 2024 by makslevental Loading…
PTQ with ResNet conv2x layers
#1433 opened Apr 27, 2024 by singagan Loading…
Change offset, len syntax in dma_bd
#1137 opened Mar 19, 2024 by makslevental Loading…
Stochastic matmul verify
#1134 opened Mar 15, 2024 by andrej Loading…
Passthrough microbenchmark
#1123 opened Mar 13, 2024 by andrej Draft
[wip] use transaction API
#1104 opened Mar 7, 2024 by makslevental Loading…
Edge detect
#952 opened Jan 23, 2024 by stephenneuendorffer Loading…
Add objectFifo cyclostatic unit tests
#560 opened Jul 26, 2023 by andrej Loading…
Pathfinder packets
#493 opened May 13, 2023 by searsm8 Loading…
ProTip! Add no:assignee to see everything that’s not assigned.